In this article a novel charge pump circuit is introduced. The proposed circuit utilizes a bulk driven cascode current mirror through an adaptive gate bias technique, that results in a high output impedance over a very wide output voltage range, accurate Charge/ Discharge current matching, which minimizes the steady-state phase error in a phase-locked loop (PLL), and low transient glitches. The current variation is less than 0.5 μA or 1% over output range. Therefore proposed circuit stabilizes the loop bandwidth of the charge pump PLL and maximizes the dynamic range. The charge pump is designed and simulated under the power supply of 1.8 V in 0.18 μm CMOS technology to verify the efficiency of the proposed techniques. Monte Carlo process variations and mismatch simulations show that the current variation in the proposed charge pump is very low.
Introduction
PLLs are generally used in modern communication systems which customarily are designed with ultra-low power consumption to allow using tiny batteries. One of the most important components of the PLL is charge pump circuit. The charge pump usually combined with a phase frequency detector (PFD) supporting a wide output voltage range. The task of the charge pump is to convert the output signal of the PFD into a precise quantity of current. In practice, non-idealities of the charge pump decrease the performance of the entire loop. Current mismatch in the charge pump causes phase offset and reference spurs while the variation of the output current amplitude due to the change of the output voltage will result in variation of the loop bandwidth.
In [1] a charge pump for low voltage PLLs is introduced. This circuit combines a replica biasing technique and a feedback structure to obtain current matching over its output voltage range. Authors in [2] proposed a charge pump with dual compensation circuits for matching enhancement. However both of the above circuits are so complicated and their power consumptions are too high. In [3] an adaptive body bias charge pump circuit is introduced. This circuit uses a number of resistances to compensate current variation. However the value of these resistances will be changed by multiple parameters such as temperature and fabrication, and are not reliable. The charge pump presented in [4] has used an op-amp with a feedback structure to improve output current matching, at the case of decreasing in the output voltage and increasing in the power consumption. In order to eliminate Charge/Discharge current mismatch, in [5] by using a complex cascode structure, the output resistance is increased, however output voltage swing reduced and power consumption increased.
A novel bulk driven, low voltage charge pump for high performance PLLs is proposed in this paper. Section 2 explains circuit design process and presents proposed charge pump. Section 3 shows simulation results and performs a comparison. Section 4 expresses conclusions of this work.
Circuit design
With the advancement of deep submicron IC technology, the IC power supply voltages are decreased, while other parameters such as threshold voltages are not decreased significantly. Therefor several limitations develop especially when more than one transistor is placed in series form. In a gate driven cascode current mirror (GDCCM) for example, two series transistors must be placed in the saturation region in order to obtain the highest output impedance. Although the circuit has high output impedance, and thus high current matching, but it does not have a suitable output swing. Meanwhile in the charge pump circuits, a high output swing is necessary in order to obtain the wide output voltage range. For this reason, it is necessary to investigate the techniques of low power analog circuits such as bulk driven technique. Small signal model. Fig. 1 (a) presents a schematic of a bulk driven cascode current mirror (BD-CCM) [6] . The cascode current mirror is performed by making a drain bulk connection for two of the transistors (M1, M3), these becomes the reference devices, and connecting the bulk terminals of the transistors together so that they will have the same bulk-source voltage.
Bulk driven technique
In the usual bulk driven current mirrors [7] , in order to form a strong inversion layer beneath the gate of the NMOS devices, the gate terminals are tied to Vdd. The operation of the bulk driven MOSFET is similar to a Junction Field Effect Transistor (JFET). In this case the transistors are in linear region and their output impedances are low. To increase output impedance, transistors must work in saturation region. For this reason the gate of the transistors in Fig. 1 (a) are connected to a "fixed" voltage, which is lower than Vdd, such that a moderate inversion region is developed. In this case the MOSFET surface potential and therefore the threshold voltage, as a function of bulk voltage, modulates the drain current. Therefore the bulk driven can be effective in this operation region. The bulk voltages of transistors in the BDCCM circuits are tied to a higher voltage than the GDCCM. Therefor V SB (source-bulk voltage) is decreased. According to equation (1) by decreasing V SB , the threshold voltage is reduced too. By decreasing V T as it shown in equations (2), g m and g mb are increased.
Output voltages and impedances in BDCCM and GDCCM circuits are written in table I. It can be seen that by increasing g m2 and adding g mb2 to bulk driven equations, V ds2 in BDCCM circuit has significantly reduced compared with GDCCM. As a result swing voltage will be increased by using bulk driven technique. As mentioned above, in BDCCM circuit, the threshold voltage is decreased. According to equations (1) and (2) by reducing V T , r O will be decreased. However due to increase of g m2 and g mb2 , and according to table I the output impedance of two circuits are almost equal.
To obtain high output impedance, transistors must be placed in saturation region. To set a fixed gate voltage BDCCM circuit in saturation region, transistors size and their gate voltages must be chosen carefully. 
However, any variations due to fabrication and non-ideal factors, especially when input current modulates slightly, cause the transistors to be exit from saturation region. It means that the output current cannot follow it and the transistors will work in linear region. Therefore the output impedance extremely decreases and an output current mismatch in the charge pump circuit is happened. Proposed adaptive gate bias charge pump circuit solves this problem.
Proposed charge pump circuit
The proposed charge pump circuit using an adaptive gate bias technique is shown in Fig. 2 (a) . The most important issue in the charge pump circuit design is its high output impedance. So the transistors should be placed in the saturation region to increase the output impedance. By using the adaptive gate bias technique in the proposed circuit, transistors remain in the saturation region in presence of input current variation. Therefore the output impedance does not oscillate which cause the charge pump mismatching. In Fig. 2 (b) the variation of output current versus input current in the fixed gate bias circuit ( Fig. 1 ) and the proposed circuit are shown. As can be seen in the fixed gate bias circuit, output current at only one point is equal with input current. Therefore the output current cannot follow the variation of input current. However in the proposed charge pump the input current variation can be followed by output current (I charge or I discharge ) linearly. It means that, the output current can track the input current in a wide input current range. In this circuit M1-M8 form two BDCCM current sources which are responsible in charging and discharging the output capacitor. M13 and M16 which are controlled by UP and DN respectively, act as charge pump switches. They also increase the output impedance. M14 and M15 are inserted to obtain better matching and symmetry. M9-M12 transistores are added to act as reference current mirror while their gate voltages are used as adaptive gate bias for BDCCMs. Therefore their voltages vary with I IN variations without any mismatch in output current. The critical point in this circuit is being M1-M8 in the border of saturation region. Otherwise large amount of current will pass through the source bulk junction. For this reason, in this paper by accurately choosing the gate width of transistors places them in the border of saturation region. Twin well technology is used [8] to fabricate both NMOS and PMOS with bulk driven technology.
Simulation results
The proposed charge pump circuit was simulated using HSPICE. A comparison of the output current as a function of the output voltage for the GDCCM charge pump and proposed BDCCM charge pump is shown in Fig. 3 (a) . Taransistor sizes in both currenet mirrors are the same. The input current of both current mirrors is set to 50 μA. Fig. 3 (b) shows the charge and discharge output currents of the proposed charge pump as the output voltage is swept from 0 to 1.8 V. Output current matching is excellent over a charge pump output voltage ranging from 0.3 to 1.58 V. In addition, the difference between the charge and discharge currents is equal to 1% of their nominal value 50 μA. Fig. 4 (a) and (b) show the process of charging and discharging of the output voltage in presence of UP and Down signals. It can be seen that the charge pump circuit features has a fast charging/discharging process so there is no glitch in the output voltage. It shows that the slopes are the same in both diagrams. As mentioned above, the transistors M1-M8 should be placed in the border of saturation and linear region, and it will achieve by choosing the gate width size of the transistors. So changes which are resulting from the fabrication have important effects on circuit matching performance. Fig. 5 shows the simulated charge pump output current variability obtained from 1000-case Monte Carlo process variations. These were performed to quantify the distribution of the charge pump output current values. Standard deviations are 0.03%, 0.01% and 0.001% of the nominal 50 μA charge pump current for threshold voltage, W and L variations, respectively. The overall power consumption of the proposed charge pump circuit is around 395 μW with a 1.8 V supply voltage. and varies during its voltage swing; also its power consumption is higher than this work.
Conclusion
A high output impedance, low power and single-ended charge pump based on a bulk driven cascode current mirror, with excellent output current matching is introduced in this study. Simulations show an excellent matching between the charge/discharge currents over a charge pump output voltage range from 0.3 to 1.58 V. Furthermore, the magnitude variation of the output current of the charge pump is negligible over the same output voltage range.
